Abstract-DC power distribution systems for data centers, industrial applications, and residential areas are expected to provide higher efficiency, higher reliability, and lower cost compared to ac systems and have been an important research topic in recent years. In these applications, an efficient power factor correction (PFC) rectifier, supplying the dc distribution bus from the conventional three-phase ac mains, is typically required. This paper analyzes the three-phase, buck-type, unity power factor SWISS Rectifier for the realization of an ultrahigh-efficiency PFC rectifier stage with a 400-V rms line-to-line ac input voltage and a 400-V dc output voltage. It is shown that the mains current total harmonic distortion of the rectifier can be improved significantly by interleaving two converter output stages. Furthermore, the dc output filter is implemented using a current-compensated integrated common-mode coupled inductor, which ensures equal current sharing between the interleaved half bridges and provides common-mode electromagnetic interference (EMI) filter inductance. Based on a theoretical analysis of the coupled inductor's magnetic properties, the necessary equations and the design procedure for selecting semiconductors, magnetic cores, the number of turns, and the EMI filter are discussed. Based on these results, an ultrahigh-efficient 8-kW 4-kW·dm −3 (66-W·in −3 ) laboratory-scale prototype converter using 1.2-kV SiC MOSFETs is designed. Measurements taken on the prototype confirm a full power efficiency of 99.16% and a peak efficiency of 99.26%, as well as the compliance to CISPR 11 Class B conducted emission limits.
ogy equipment, data centers, electric vehicle battery charging stations, LED lighting equipment, etc., increased substantially. Furthermore, renewable energy sources such as photovoltaic (PV) modules, fuel cells, and storage batteries are also based on dc. In such applications, dc distribution systems are expected to be advantageous in terms of efficiency, reliability, and/or cost, as the total number of conversion stages can be reduced. Consequently, dc power supplies and dc distribution systems for information and communication technology equipment, electric vehicle traction battery fast charging, and dc microgrids have been a major topic in research and industry in recent years, and corresponding standards have been issued [1]- [12] .
In these applications, loads with typically tens of kilowatts, or more, are supplied from a dc bus with ≈ 400 V that is powered from the conventional three-phase ac mains. Due to the high power levels, sinusoidal ac input currents in-phase with the mains voltage are required. In countries utilizing a three-phase mains with a line-to-line voltage of ≈ 190 V rms, a boost-type power factor correction (PFC) rectifier can be used to supply the dc bus. However, for mains with 400 or 480-V rms lineto-line voltage, this is not possible as the dc voltage is lower than the amplitude of the full-wave rectified three-phase lineto-line voltage. Hence, two-stage systems are normally used, which consist of a boost-type PFC rectifier front end providing ≈ 800 V dc and a subsequent step-down dc-dc converter. Bucktype PFC rectifiers allow a direct conversion from the threephase ac mains to a dc bus with lower voltage, making them an advantageous alternative that offers potentially lower losses, volume, and cost [14] [15] [16] .
The schematic of the three-phase buck-type SWISS Rectifier introduced in [13] is shown in Fig. 1(a) . It consists of an ac-side electromagnetic interference (EMI) input filter, an input voltage selector (IVS), and two buck-type dc-dc converters S xp , D yp and Sn z , Dn y . Note that all diodes and switches in the IVS are commutated at mains frequency only; therefore, basically, no switching losses occur in the IVS. Hence, diodes with a low forward voltage drop or MOSFET-based synchronous rectifiers can be used in the IVS. The IVS output voltages u x , u y , and u z are sections of sinusoidal waveforms, as the input phase with the highest potential is always connected to node x, the one with lowest potential to z, and the remaining phase to node y.
In this paper, the conventional (single-buck converter output stage) [cf., Fig. 1 See http://www.ieee.org/publications standards/publications/rights/index.html for more information. Conventional three-phase buck-type SWISS Rectifier consisting of an EMI input filter, an IVS commutated at mains frequency, and two dc-dc buck converters, as proposed in [13] . (b) Proposed interleaved SWISS Rectifier using a novel four winding current-compensated ICMCI, which is used to ensure equal current sharing i p1 ≈ i p2 , i n1 ≈ i n2 , and provides cm EMI filter inductance. For ultrahigh-efficiency designs, all diodes are typically replaced by MOSFETs to lower the conduction losses.
output properties in Section II. The main steps and the necessary equations for the design of an ultraefficient interleaved SWISS Rectifier are discussed in Section III. Measurement results obtained from an 8-kW prototype are presented in Section IV. Finally, the main findings are summarized in Section V.
II. SWISS RECTIFIER

A. Noninterleaved SWISS Rectifier
In Fig. 1(a) , the SWISS Rectifier with two coupled dc output inductors, L cm for the common mode (cm) and L dm for the differential mode (dm), is shown. As the dc load is connected between output nodes p and n of the converter and has no connection to the star point N of the ac mains, i p = −i n can usually be assumed and the dm inductor alone would be sufficient for implementing the basic converter function. However, this is not the case if the load is, for example, a widespread dc distribution bus, potentially including physically large backup batteries, which can have a significant capacitance C cm,load to ground. This creates a conduction path from the output nodes p and n to the grounded star point N for high-frequency (hf) cm currents i cm , as shown in Fig. 1 . This is also the case if dedicated cm capacitors are added to the converter as part of a cm filter, which is typically required to comply with EMI regulations.
Simulation results for a conventional noninterleaved 8-kW SWISS Rectifier specified in Table I are shown in Fig. 2(a) . It can be seen that the ac input currents i a , i b , and i c show a significant switching frequency ripple and distortions with an amplitude of ≈ 6 A at every 60
• mains voltage sector boundary. Detailed 
simulation results for the vicinity of the first sector boundary at ωt ≈ 60
• are shown in Fig. 3(a) . These distortions are due to the switching frequency voltage ripple on the filter capacitors C x,y,z , as described in [17] . As u x , u y , and u z are sections of sinusoidal waveforms due to the IVS operation, the capacitors C x,y,z create reactive power at the ac input, despite being connected to the dc side of the IVS. This reactive power demand is typically limited to a few percent of the converter's rated output power, which limits the capacitance value of C x,y,z . As the SWISS Rectifier is a buck-type topology, the input currents i x , i y , and i z of its dcdc converters are discontinuous, resulting in a high switching frequency ripple of u x , u y , and u z [cf., Fig. 3(a) ], due to the limited capacitance of C x,y,z .
It can be shown that the resulting mains current total harmonic distortion (THD) essentially depends only on L f , C x,y,z , and the switching frequency f sw [17] . In this paper, f sw is selected to be below 30 kHz to enable a very high efficiency, and the resonance frequency 1/2π L f C x,y,z of the input filter is set at 6.2 kHz (resulting in L f = 150 µH) in order to be sufficiently larger than a typical current controller bandwidth of 1.5 kHz.
B. SWISS Rectifier With Interleaved Output Stages
To reduce the input current and voltage ripples, either the ac input filter capacitance C f and inductance L f can be increased or a higher switching frequency f sw can be used. Both options increase volume and/or losses and the cost of the converter system. In order to overcome these disadvantages, two interleaved dc-dc converters can be used as an output stage to reduce the input and output current ripples [19] [20] [21] . The schematic of the resulting system, denominated as interleaved SWISS Rectifier in the following, is shown in Fig. 1(b) , where two individual bridge legs S xp1 /D yp1 and S xp2 /D yp2 are used for the p-side, and Sn z1 /Dn y1 and Sn z2 /Dn y2 are used for the n-side dc-dc converter stage. Compared to the conventional SWISS Rectifier two additional MOSEFTs, diodes and gate drivers, as well as two extra windings and current sensors, are required, which increases the converter's cost and its control complexity.
Simulation results of the interleaved SWISS Rectifier are shown in Fig. 2(b) , where it can be seen that the ripple of the IVS output voltages u x , u y , and u z (i.e., of the filter capacitor voltages) and of the ac input currents are reduced significantly compared to Fig. 2(a) . By using the same duty cycle but 180
• phase-shifted carriers for the pulsewidth modulation of S xp1 and S xp2 , the hf components of the resulting input current i x have twice the effective frequency and half the amplitude Table I , showing the ac line voltages u a,b,c , the filter capacitor voltages u x,y,z , and the resulting ac input currents i a,b,c . (a) Due to the discontinuous input currents i x,y,z of the noninterleaved dc-dc buck converters [cf., Fig. 1(a) ], a high ripple in u x,y,z and in the ac input currents i a,b,c results. This also leads to significant distortions of i a,b,c at each 60 • mains voltage sector boundary, as described in [17] . (b) In the interleaved SWISS Rectifier [cf., Fig. 1(b) ], the switching frequency voltage ripples of u x,y,z are reduced significantly due to harmonic cancellation, which reduces the ac input current (i a,b,c ) ripple and the resulting current distortions at sector boundaries. Fig. 1(a) ] lead to high switching frequency ripples of the input filter capacitor voltages u x and u y . As u x and u y cannot intersect due to D yp and S xp , a distortion of the mains currents i a and i b results [17] . (b) In the case of an interleaved SWISS Rectifier [cf., Fig. 1(b) ], the amplitude of i x and i y is reduced and the effective frequency is doubled, which leads to a significant reduction of the ripples in u x and u y . The intersection of i a and i b leads that of u a and u b by 87 µs (i.e., 1.6 • ) due to the reactive current created by the input filter capacitors C x,y,z .
compared to the noninterleaved case. This can be seen from the corresponding simulation results for the first mains voltage intersection at ωt ≈ 60
• shown in Fig. 3(b) . Due to the reduced ripple of the buck converter input currents i x , i y , and i z , the peak-to-peak ripple of the filter capacitor voltages u x , u y , and u z reduces from 60 V without interleaving to 18 V with interleaving. Also, the ripple and the distortions of the input currents i a , i b , and i c are reduced from ≈ 6 A to < 1 A.
Note that the interleaved buck converters can be controlled such that the individual dc-dc converter currents are split equally, i.e., i p1 = i p2 and i n1 = i n2 , except for the switching frequency ripple. This allows current-compensated filtering of the dc-dc converter output voltages with closely coupled inductors, which ideally carry no dc flux component in the magnetic core and can, therefore, be implemented without an air gap, leading to a larger inductance value, similar to a cm inductor. Typically, this is realized with the so-called intercell transformers (ICTs) [22] [23] [24] [25] [26] , where the interleaved SWISS Rectifier requires two ICTs, one for the p-and one for the n-side bridges, as shown in Fig. 4(a) . To analyze this circuit, the SWISS Rectifier's input filter, IVS, and dc-dc converters are replaced by equivalent voltage sources, which define the potentials of nodesp1,p2,n1, and n2 with respect to the mains star point and/or ground. These four voltage sources can be converted to a tree structure of a cm, an outer differential mode (odm), and two inner differential mode (idm) voltage sources, as shown in Fig. 4(b) . These equivalent voltages can be calculated using a linear transformation S ⎡
with the inverse transformation
It can be seen from the equivalent circuit diagrams shown in Fig. 4 (c) and (d) that the cm and odm currents cancel in the two windings of each ICT. Therefore, neither cm nor odm flux results in the ICTs' cores, while the idm voltages are applied to the ICTs' windings and drive corresponding fluxes Φ idm,p and Φ idm,n .
C. Integrated Common-Mode Coupled Inductor (ICMCI)
In order to reduce the number of magnetic components in the interleaved SWISS Rectifier, the two ICTs and the cm inductor L cm can be integrated into a single four winding magnetic device, which is denominated as ICMCI in the following and is shown in Figs. 1(b) and 5(a) . To analyze the ICMCI's magnetic properties, the mains voltages, the IVS, and buck converters are again replaced by a tree structure of cm/odm/idm voltage sources. Neglecting any leakage fluxes in the ICMCI, the fluxes Φ p1 , Φ p2 , Φ n1 , and Φ n2 generated by the four windings have to fulfill
due to the ICMCI's core structure [cf., Fig. 5(a) ]. This implies that the sum of the p-and n-side winding voltages has to be equal, i.e.,
Using Kirchhoff's voltage law on the circuit shown in Fig. 5 (a), three additional equations can be found
. (7) Note that u cm,hf is the switching frequency component of the converter's cm voltage u cm , as given by (1) . Solving the system of equations defined by (4)- (7) with respect to the ICMCI's winding voltages yields
u w,n1 = u idm,n + u cm,hf (10)
It can be seen that the ICMCI's winding voltages are defined only by the switching frequency cm voltage and the inner dm voltages, while the outer dm voltage is applied only to the dm inductor L dm and the dc output u pn , which can also be seen from the equivalent circuit diagrams in Fig. 5 (b)-(d). Simulation results of the ICMCI's winding voltages and the outer dm voltage for nominal operation are shown in Fig. 6 (b). Compared to a conventional noninterleaved SWISS Rectifier, the (outer) dm voltage applied to L dm is reduced, which leads to a significant reduction of the peak-to-peak ripple in i odm compared to i dm [cf., Fig. 6(a) ]. The same holds for the cm current i cm .
In Fig. 7 , simulated switching frequency voltage and current waveforms, for a reduced switching frequency of 9 kHz, are shown for 0
• ≤ ωt ≤ 30
• . It can be seen that the ICMCI's winding voltages u w,p1 , u w,p2 , u w,n1 , and u w,n2 are periodic with the switching frequency, while the voltage u odm,hf applied to L dm shows twice that frequency due to harmonic cancellation.
D. Cube-Type ICMCI
Implementing an ICMCI using a core with four parallel branches, as shown in Fig. 5(a) , typically requires either a custom core or an assembly of different core material rods and/or plates. Due to the finite permeability of the core material and leakage fluxes, different couplings between the four windings result. These disadvantages can be overcome by using a symmetric structure where the edges of a cube form the ICMCI's core and each of the four vertical core branches holds one winding. This structure can be assembled from four conventional C (or U) cores, each carrying one winding, as shown in Fig. 8 .
For a cube-type ICMCI, two different winding configurations exist: The p-side windings can either be wound on two neighboring branches or on diagonally opposing ones. In Fig. 9(a) , the neighboring case is shown where air gaps δ 1 exist in the magnetic paths connecting the p-and n-sides and air gaps δ 2 exist in the perpendicular direction. Neglecting leakage fluxes and the finite permeability of the core material, the reluctance model in Fig. 9(b) results. In Fig. 9 (c) and (d), the resulting cm and idm magnetomotive forces and fluxes are shown. Alternatively, the p-side windings can be wound on diagonally opposing branches, as shown in Fig. 9(e) . The corresponding reluctance model is given in Fig. 9(f) , where an air gap δ between all the individual C cores is assumed. The resulting cm and idm flux paths are shown in Fig. 9 (g) and (h).
In order to derive a model of the cube-type ICMCI, the reluctance models shown in Fig. 9(b) and (f) can be expressed as
For the neighboring (L n ) and opposing (L o ) configuration, this results in
where n is the number of turns. Using the linear transformations (1) and (2), these matrices can be separated into cm, idm, and odm as
It can be seen from (16) and (17) that both winding configurations provide cm and idm inductance but not odm inductance. This is due to the fact that leakage fluxes are neglected in the derivation. Note that in the neighboring configuration, L n,sep has two nonzero entries next to its principal diagonal, which implies that the two idms are coupled. Hence, the p-side idm voltage u idm,p , applied to windings p1 and p2, will create a switching frequency ripple current in all four windings of an ICMCI with neighboring winding configuration. This will typically lead to higher conduction losses than the opposing winding configuration.
E. Modulation and Control
Similar to conventional ICTs, an equal sharing of the load current between the two p-and the two n-side windings is necessary to avoid saturating the ICMCI's core, which is typically achieved using closed-loop control. The proposed control block diagram for the interleaved SWISS Rectifier with an ICMCI in opposing winding configuration is shown in Fig. 10 . An outer output voltage controller G u is used to control u pn and determine the outer dm current reference signal i * odm . By measuring the four ICMCI currents i p1 , i p2 , i n1 , and i n2 , the outer and the two inner dm currents are calculated using (1) and fed into the corresponding current controllers G odm and G idm . By adding the output voltage as a feed-forward term to the output of G odm and dividing by the maximum output voltage 1.5Û 1 , the modulation index m ∈ [0, 1] is derived [13] , [27] . Multiplying m with two unity-amplitude piecewise sinusoidally shaped signals s p and s n , as described in [27] for the noninterleaved SWISS Rectifier, yields the duty cycle signals d p and d n . The rescaled outputs d idm,p and d idm,n of the inner dm current controllers G idm are added to and subtracted from d p and d n in order to determine the actual duty cycles d p1 , d p2 , d n1 , and d n2 of the individual bridges. Note that this allows an active control of the current sharing between the ICMCI windings. A reference value of 0 is used for the inner dm currents, which ensures an equal current sharing in the windings even with unsymmetrical dc-dc converters resulting from mismatches of switching delays, unequal conduction losses, etc.
III. PROTOTYPE DESIGN FOR ULTRAHIGH EFFICIENCY
For power supply systems operating 24/7, as given in data centers, an ultrahigh efficiency is highly desirable to minimize the cost of conversion losses and cooling and, hence, the operat- Fig. 11 . Schematic of the implemented interleaved SWISS Rectifier, where SiC MOSFETs replace all diodes used in the basic circuit shown in Fig. 1(b) to reduce conduction losses. Ten additional SiC MOSFETs and gate drivers are required, which increases the circuit's complexity; however, bidirectional power flow capability is obtained as the currents i a , i b , i c , i p , and i n can reverse polarity [30] . A schematic of the implemented EMI filter is shown in Fig. 14(a) .
ing costs of the system [28] , [29] . Furthermore, a high efficiency over a wide range of output currents is required in applications where redundant supplies are used, resulting in a nominal operation at half of the rated power or less. Therefore, the design procedure for a SWISS rectifier, with an efficiency of > 99% for P > P rated /3 and the operating conditions listed in Table I , is presented in the following.
As the rectifier's dc-dc converter stage operates in hard switching, comparably low switching frequencies f sw , typically below 30 kHz, are required to achieve the efficiency target. Due to the dc-dc converter's discontinuous input currents i x , i y , and i z and the limited capacitance of C x,y,z , a large voltage ripple results at those capacitors, which, in turn, leads to a high ripple and distortions of the mains currents [cf., Fig. 2(a) ]. As shown in the previous section, the interleaved SWISS Rectifier's input voltage and current ripples are significantly smaller; therefore, only the interleaved SWISS Rectifier is considered in the following. In Section II, only two interleaved dc-dc converter stages are analyzed, but the concept can be generalized to any number of parallel stages and the number of stages could be optimized. However, the simulation results presented in Section I show that the EMI filter capacitor voltage ripple is reduced by 60% and that the peak value of the mains current distortions is reduced by a factor of 6 with two stages. This is sufficient for the considered application and more stages would increase the number of switches, gate drivers, and windings with little or no benefit expected in terms of input current THD, voltage ripple, or loss reduction.
A. Semiconductors
The peak reverse voltage applied to the IVS semiconductors is equal to the peak of the ac mains line-to-line voltage. This results in a 680-V maximum blocking voltage for a 400-V rms mains with +20% overvoltage, and therefore, switches and diodes with a blocking voltage rating of 900 V or 1.2 kV are typically used. To achieve the target efficiency, the diodes Dk x and D zkk ∈ ā,b,c in the IVS and D yp1,2 and Dn y1,2 in the dc-dc converter stages are implemented with MOSFETs operated as synchronous rectifiers. The resulting circuit is shown in Fig. 11 and requires ten additional MOSFETs and gate drivers Fig. 1(b) . Note that the IVS switches Sk x and S zk are commutated at mains frequency at the same time when the diodes Dk x and D zk commutate in a conventional SWISS Rectifier, which can be determined from the measured mains voltage. As the sign of the mains currents i a , i b , and i c and that of the output currents i p and i n can be reversed, inverter operation is possible, enabling a power flow from the dc to the ac side [30] . Analytic expressions for the rms currents of all semiconductors, neglecting any switching frequency current ripples, are given in Table II [13] , [29] .
1) IVS:
As basically no switching losses occur in the IVS, C2M0025120 SiC MOSFETs from Wolfspeed, with a nominal R DS(on) of 25 mΩ, are selected for Sk x and S zk , as they have the lowest ON-state resistance of commercially available MOSFETs in a TO-247 package at the time of publication. The six devices are mounted on a heat sink with an R th of 1.
that is cooled by a 0.4-W 30-mm fan (OD3010-05). With losses of 1.8 W per device, a junction temperature rise of 15 K above ambient temperature results. Similar C2M0080120 SiC MOSFETs with a nominal R DS(on) of 80 mΩ are used for the fourquadrant switches Sk yk , as the rms current is approximately three times lower than that of Sk x and S zk . The losses per device are only 0.8 W, and therefore, these MOSFETs are not mounted on a heat sink, but are placed in the airflow of the other devices, resulting in an estimated junction temperature rise of 27 K.
2) Buck Converter Stages: For the buck converter stages, SiC MOSFETs are selected as well due to their high blocking voltage rating (1.2 kV) and low conduction and switching losses compared to Si insulated-gate bipolar transistors and Si MOSFETs [31] , [32] . As the SWISS Rectifier is a buck-type rectifier, the dc-dc converter stages are switching a constant output current, which is essentially equal to the load current (i ≈ I load ) if the switching frequency ripple is neglected, over a varying voltage. Measured hard switching losses E sw of a halfbridge with two C2M0080120 SiC MOSFETS are shown in Fig. 12(a) as a function of the switched voltage and the switched current. For each current value i, a second-order function with parameters e 1 (i) and e 2 (i)
is fitted using least-squares regression. The resulting values for the parameters e 1 and e 2 are listed in Table III , and the cor- responding fit lines are shown in Fig. 12(a) . To calculate the switching losses of the buck converter half bridge S xp /S yp , the fit lines (18) are averaged over the time-varying mains input voltage u xy as
for every measured current value i. The resulting values are shown as markers in Fig. 12 (b) together with a second-order approximation
of the switching losses as a function of the switched current.
Assuming that switching (P sw ) and conduction P c losses scale with the die area A d as
and 
This is shown in Fig. 12 (c) for f sw = 27 kHz and the nominal dc output current of I load = 20 A. The resulting minimal semiconductor losses of the half bridge can then be calculated as
and depend on the switching frequency, as shown in Fig. 12(d) . Finally, SiC MOSFETs with an ON-state resistance of 25 mΩ are selected for all buck-stage switches of the prototype rectifier, which corresponds to a total of 6.4 unit devices and is close to the optimum, as shown in Fig. 12(c) . The eight buck-stage switches are mounted on a heat sink with an R th of 1.1 KW −1 that is cooled by a second 0.4-W OR3010-05 fan. In nominal operation, S xp1,2 and Sn z1,2 exhibit 4.9 W per device, which leads to a junction temperature rise of 32 K. As S yp1,2 and Sn y1,2 conduct less rms current and take only a small share of the switching losses, only 1.0 W results per device with a junction temperature of 17 K above ambient. The selected semiconductors and the calculated losses are summarized in Table IV .
B. Dimensioning of the ICMCI
For the magnetic core of the current-compensated ICMCI, 3C94 ferrite material is used due to its comparatively low core losses. As C (or U) cores made from ferrite are not as easily available as other core shapes like E cores, the smallest core achieving the desired efficiency target, a U46/40/28, is selected. The opposing winding configuration is used for the ICMCI, as it features a lower current ripple than the neighboring configuration.
In order to select the number of turns n of the ICMCI such that minimal losses and stable operation without saturation are achieved, the resulting magnetic fluxes in the different parts of the core are required. Due to the symmetry of the cube-type ICMCI, it is sufficient to consider only one winding and the corresponding C core. Assuming the opposing winding configuration and omitting leakage fluxes, the flux Φ p1 in the vertical core branch that carries winding p1 consists only of the cm flux (Φ cm ) and the p-side inner dm flux (Φ idm,p ). Both cm and idm flux are furthermore separated into a low-frequency (lf) and a hf, i.e., switching frequency and higher, component
Both hf flux components can be calculated from the ICMCI's winding voltages u w,p1 , u w,p2 , u w,n1 , and u w,n2 (cf., Fig. 7 ) by applying (1) and integrating over time. The lf cm flux can be calculated from the ICMCI's cm inductance L cm and the lf cm current i cm,lf , which is required to charge and discharge the cm capacitance of the load C cm,load and the EMI filter capacitor C fb , as
Note that the required lf cm voltage can be calculated from the IVS output voltages and the steady-state duty cycles as
The idm lf flux results from the lf idm current occurring due to offset and gain errors of the current sensors, which is given in the datasheet as i idm,p,lf = 300 mA under worst-case conditions, and leads to
Similar to (27) , the flux in the horizontal branches of the core can be calculated as (cf., Fig. 9 )
Using (27) and (31), the core losses can be calculated with standard approaches such as the improved generalized Steinmetz equation [34] . The number of turns n can then be selected to achieve minimal losses in the ICMCI; n = 20 turns and 0.4 mm × 15 mm copper foil are selected for the prototype. Like in a conventional ICT, it is desirable to select the air gaps in the ICMCI as small as possible to maximize L idm and L cm , which reduces the amplitude of the hf idm and cm currents and, hence, reduces hf winding losses. However, this also increases the lf fluxes calculated in (28) and (30), which increases the ICMCI's peak flux density. An air gap of ≈ 50 µm is used in the prototype converter. Additionally, the peak fluxΦ p1 for worst-case operating conditions is required to ensure that the peak flux density in the ICMCI's core stays below the magnetic materials saturation flux density. Note that an analytic derivation ofΦ p1 is theoretically possible by maximizing (27) , but this is out of the scope of this paper, as the waveforms are quite complex and depend on the modulation index m and the mains voltages. However, Fig. 13 that the winding flux Φ p1 assumes its maximum for d p = 0.5 at ωt = 0
• (i.e., m = 0.5 and u pn = 244 V). In this case, the hf idm fluxΦ idm,hf is maximal and the hf cm flux is very close to zero. Therefore, the peak winding flux can be approximated aŝ
Note that the peak lf cm current, and hence lf cm flux, occurs for m = 0 and can be calculated aŝ
However, finally, the maximum peak hf idm flux can be derived from u w,p1 and u w,p2 aŝ
Together with an effective core cross section of A e = 392 mm 2 , a peak flux density of
results, which is sufficiently below the core material's saturation flux density of B sat ≥ 450 mT and allows operation with more than 20% mains overvoltage. The main parameters and measured inductance values of the implemented ICMCI are listed in Table IV . In accordance with (17) , the ICMCI's measured cm inductance of 2.40 mH is approximately twice its idm inductance of 1.28 mH, while an odm inductance of 37 µH results due to leakage fluxes. 
TABLE V EMI FILTER COMPONENTS
3 µF 2× Epcos TDK B32924C3155, 1.5 µF X2 rated C f,dm2
1.5 µF Epcos TDK B32924C3155, 1.5 µF X2 rated C f,damp 1.5 µF Epcos TDK B32924C3155, 1.5 µF X2 rated C Y2 22 nF Epcos TDK B32022B3223 , 22 nF Y2 rated C cm,load 4 nF Epcos TDK B32021 2.2 nF Y2 + parasitic
140 µH VAC W380 ring core, four turns, 2-mm wire
C. EMI Filter
A schematic of the implemented prototype rectifier, including all EMI filter components, is shown in Fig. 14(a) , and all selected components are listed in Table V . As a detailed analysis and design of the EMI filter are out of the scope of this paper, only the main differences to the design of EMI filters for conventional boost-type rectifiers are discussed [35] .
The cm equivalent circuit of the SWISS Rectifier and its EMI filter is shown in Fig. 14(b) , where the buck converter switches are replaced by a voltage source u cm . As the ICMCI provides a cm inductance L cm , a first cm filter stage is implemented on the dc side together with the feedback capacitors C fb and the corresponding damping resistors R cm,d . By connecting C fb to the star point N of the capacitors C x,y,z instead of connecting them to protective earth (PE), the lf (i.e. 150 Hz) current flowing through C fb does not contribute to the rectifier's ground leakage current, which typically has to be less than 3.5 mA for safety reasons [36] . Note that the cm filter's attenuation also depends on the load's capacitance C cm,load between the dc rails (p and n) and PE [37] . For the design and verification of the cm filter, a load with a total capacitance between the dc terminals and PE of 2C cm,load = 8 nF is used. This is approximately two orders of magnitude larger than the typical ≈ 100 pF coupling capacitance between primary and secondary sides of a cascaded isolated dc-dc converter with the same power rating. For applications with a considerably higher value of C cm,load , such as PV arrays with hundreds of nanofarads per kilowatt output power [38] , an additional filter stage could be added between C o and output terminals p and n.
Additionally, a Y2 safety rated capacitor C Y2 is added between N and PE to allow the cm current, which flows through the load's cm capacitance C cm,load , to return to the converter without flowing through the line impedance stabilization network (LISN). An additional cm filter inductor L f,cm is added on the ac side, resulting in a third-order filter with the attenuation A cm from u cm to u LISN,cm , as plotted in Fig. 14(d) . Note that the heat sinks are connected to N and not to PE in order to minimize the parasitic capacitance C par between the buck-stage output terminals (p1,p2,n1, andn2) and PE, as C par bypasses the dc-side cm filter elements and leads to a reduced attenuation for frequencies above ≈ 400 kHz as can be seen from the plot in Fig. 14(d) for C par = 10 pF.
In Fig. 14(c) , the dm equivalent single-phase circuit of the rectifier and the EMI filter is shown. The ac-side inputs of the buck stage and the IVS are replaced by an equivalent current source i dm , and the filter attenuation is calculated as A dm (ω) = 20 log 10
Note that damping resistors R f,d are added only to the second dm filter stage as the switching frequency voltage ripple at the capacitors of the first filter stage C f,dm1 would cause several watts of losses. Despite this, the resonance frequencies of the dm filter are sufficiently damped and below the effective switching frequency of 54 kHz, as can be seen from Fig. 14(d) .
D. DM Inductor
Nanocrystalline core material (FINEMET) is used for the dm inductor L dm due to its high saturation flux density (≈ 1.2 T) and lower losses compared to amorphous alloys. Rectangular wire (2.4 mm × 6 mm) is used due to the high filling factor. The loss calculation and dimensioning of L dm is similar to that of a conventional SWISS Rectifier, except that only the outer dm voltage is applied to L dm . For a given core size, the number of turns is chosen to achieve the minimal sum of core and winding losses. The air gap length is then selected to implement the highest possible inductance, which avoids saturation at nominal operation plus 20% margin for overshoots. Cores that lead to a peak-to-peak odm current ripple of more than 30% are excluded to limit hf ac losses in L dm and the ICMCI. This limit is typically not active as large cores with low ac flux ripples are anyway required for high-efficiency converters, which leads to a low current ripple. An F3CC25 core is chosen for the prototype as it enables to achieve the efficiency target.
E. Switching Frequency
Using the design equations described above, a switching frequency f sw that achieves lowest converter losses can be selected. For nominal conditions and full load, an optimal frequency of 21 kHz results with total converter losses of 66.8 W. However, f sw is increased to 27 kHz to lower the worst-case peak flux density (35) in the ICMCI and enable a 30% margin for mains overvoltages, tolerances, transient current unbalances, etc. This increase in switching frequency leads to only 0.6 W of additional losses, which is less than 1% and is below the precision of the employed loss models.
IV. MEASUREMENT RESULTS
The calculated losses of the selected components for nominal operation are shown in Fig. 15(a) with the corresponding volumes given in (b). About 58% of the total losses result from semiconductors, 19% from the main magnetic components, and 23% from the EMI filter, control, gate drivers, auxiliary supply etc. A picture of the implemented hardware prototype, achieving a power density of 4.0 kW · dm −3 (66 W·in −3 ), is shown in Fig. 16 . Measurement results taken on the prototype are presented in the following.
A. AC Input Currents
Measurement results of the rectifier's mains voltages and currents at nominal operation are shown in Fig. 17 . The resulting input currents i a,b,c are nearly sinusoidal and free of distortions at the sector boundaries as expected from the presented simulation results [cf., Fig. 2(b) ]. Note that the rectifier's control circuit is configured for ohmic mains behavior, as described in [27] . An input current THD of 2.45% results for a mains voltage THD of 2.29%. In Fig. 18 , the measured input current THD as a function of the output current is plotted for operation with the mains voltages shown in Fig. 17 and for purely sinusoidal mains volt- ages (voltage THD < 0.1%) created with a three-phase mains simulator, which results in an input current THD of only 0.5% for the rated load.
B. ICMCI Current Balance
In Fig. 19 , measurement results for a step change of the outer dm current reference i * odm and/or output current from 15 to 20 A at ωt = 0
• are plotted. Shown are the measured buck converter output voltage up 1 between the ICMCI terminalp1 and the mains neutral N, the two positive-side ICMCI currents i p1 and i p2 , and the total cm current (4 i cm ) of all four ICMCI windings. Additionally, the outer dm current is approximated as i odm ≈ i p1 + i p2 , and the positive-side inner dm current is calculated as i idm,p = (i p1 − i p2 )/2. As expected from theoretical considerations and simulations (cf., Fig. 7) , the cm and idm current ripples are considerably smaller than the odm current ripple. Furthermore, it can be seen that i p1 and i p2 remain balanced, and hence, i idm,p stays close to zero, except for the switching frequency ripple, even during the transient of i odm .
C. Conducted EMI
Measurement results of the rectifier's conducted EMI emission in the frequency range of 150 kHz to 30 MHz are shown in Fig. 20 . Two scans with a maximum peak and an average detector are shown for a 4-kHz step size, a resolution bandwidth of 9 kHz, and a measurement time of 10 ms. All measured points are below the respective limits; selected peaks have been verified with the CISPR 11 quasi peak and average detectors with a measurement time of 1 s.
D. Efficiency
The calculated losses and efficiency of the rectifier for U pn = 400 V as a function of dc load current are shown in Fig. 21 for three different ac mains voltages, together with measurement results taken using a Yokogawa WT3000 power analyzer. It can be seen that the measurement results of the prototype . Calculated and measured efficiency of the rectifier as a function of the dc output current, indicating that the converter achieves an efficiency above 99% for > 30% rated load with a peak efficiency of 99.26%. Measurements were taken on the prototype shown in Fig. 16 using a Yokogawa WT3000 power analyzer. The peak efficiency and full-load efficiency for nominal mains voltage (U 1 = 230 V, THD < 0.1%) have been verified with calorimetric loss measurements, which closely match the electrical loss measurement. All measurements were taken at an ambient temperature of 40 • with the converter in the thermal steady state.
converter match the calculated losses over a wide range of output currents. For a nominal ac mains voltage of U 1 = 230 V rms , a peak efficiency of η = 99.26% (error range: 98.80-99.74%) was measured for a dc output current of 12.5 A and η = 99.16% (error range: 98.84-99.49%) at rated load, i.e., 20 A. Due to the rather large error range of the electrical measurement according to the power analyzer's specification, these two operating points have been verified by a calorimetric loss measurement with a precision of 2% (i.e., 1.4 W), showing only 2 W (2.9%) higher losses than the electrical measurement [39] . Note that the electrical measurements were carried out with the converter placed inside a chamber that provides a controlled ambient temperature of 40
• (±1 • ). After changing the input voltage or the output current, the rectifier was allowed to reach the thermal steady state (≈ 30 min) before the data were recorded.
It can be seen from Fig. 21 that for a fixed low output current, the losses increase with increasing ac mains voltage due to increasing core and switching losses. For high output currents, this is compensated by reduced conduction losses in the input filter and IVS due to the lower mains input currents, which leads to a full-load efficiency of the rectifier that is almost independent of the ac mains voltage.
V. CONCLUSION
This paper describes a three-phase buck-type unity-powerfactor SWISS Rectifier with interleaved dc-dc converter output stages. The system allows a single-stage conversion from the three-phase mains to a lower dc voltage. Using interleaved dcdc converter stages reduces the input current ripple and filter capacitor voltage ripple, which improves the ac input current THD and reduces the dc output current ripple. Furthermore, the required dc output inductors can be combined into a currentcompensated ICMCI and a dm inductor. A symmetric implementation of the ICMCI, based on four conventional U cores, is presented and analyzed, showing that the winding currents can be controlled by individual controllers using a proposed cm and dm splitting of the currents.
Based on this approach, a high-efficiency interleaved SWISS Rectifier for dc distribution and power supply systems is designed, achieving a power density of 4 kW · dm −3 . Electrical and calorimetric measurements taken on a prototype verify an efficiency of 99.16% at nominal operation with 8-kW dc output power and a peak efficiency of 99.26%. The proposed control structure is verified, showing that an input current THD of < 5% can be achieved over a wide range of output currents and that equal current sharing between the ICMCI windings can be achieved, even during output current transients.
In nominal operation, about 58% of the total losses result from the semiconductors and approximately 19% result from magnetic components. This is similar to other high-efficiency rectifiers, for example, in the > 99% efficient VIENNA Rectifier presented in [32] , semiconductors cause 69% of the losses and inductors cause 30%. For the buck-type PFC in [14] , semiconductor losses of 74% and magnetic component losses of 13% are reported. In [40] , semiconductor losses of 71% and inductor losses of 17% are reported for a single-phase boost-type PFC rectifier. For comparison, the measured full-load efficiencies, rated powers, and power densities of other high-efficiency PFC rectifiers are listed in Table VI .
Further research could address potential benefits regarding efficiency and/or power density, which could result from novel wide-bandgap semiconductor devices such as monolithic bidirectional gallium nitride (GaN) switches, which could be used in the IVS [41] , [42] . However, devices with a blocking voltage rating of 900 V or more would be required.
